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Abstract
To precisely specify and reason about the properties of a system requires using formal methods like, for
instance, process algebras. Complementary, semi-formal notations like UML are extensively used in practice
to describe several architectural views of a system with the aid of modeling diagrams. In this paper we
present an automated approach for translating speciﬁcations in the CSP process algebra into UML-RT
models, in which we can describe both static and dynamic views of the system. The strategy is based on
compositional rules that preserve the CSP semantics. We illustrate the systematic translation through an
example.
Keywords: CSP, systematic strategy, UML-RT, formal method integration.
1 Introduction
Formal methods have demonstrated to be eﬀectively applicable in the industrial de-
velopment of critical systems. Nevertheless, formal methods gather less specialized
developers than the industrial necessities. The consequence is that formal meth-
ods are generally considered too diﬃcult or too expensive to be used in “ordinary”
software development. Moreover, it is common that the formal speciﬁcations be
misinterpreted or neglected in the subsequent phases of the system development,
because usually there are conceptual gaps between the models used on these phases,
and these models are often only informally related.
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CSP [15,7], for instance, is a very attractive formalism to describe concurrent
and dynamic aspects of computer systems. One of the fundamental features of
CSP is that it can serve as a notation for describing concurrent and communicating
processes at diﬀerent levels of abstraction. Furthermore, it is possible to prove
reﬁnements and classical properties, such as deadlock and determinism, as well
as domain speciﬁc properties of CSP speciﬁcations using the FDR [5] reﬁnement
checker. However, CSP lacks intuitive graphical visualization; therefore it can be
diﬃcult to understand and to be used by non-specialists. Hence it can be costly
and error-prone to informally associate the dynamic behaviour of CSP constructions
with structural elements of the design phase such as components and independent
processes.
On the other hand, graphical modeling notations are tremendously used to
structure and visualize systems, but usually do not embody a consolidated for-
mal foundation to allow reasoning about classic and domain speciﬁc properties.
Even semi-formal graphical notations such as UML [10] and ROOM [17] do not
oﬀer a reasoning framework to prove reﬁnements and classic and domain speciﬁc
properties. Some initiatives have been proposed to give formal semantics to UML
and to some of its proﬁles [4,12], through translations of diagrams and elements of
UML into speciﬁcations in formal notations, such as CSP, Z [19] and Circus [16].
However, these initiatives address only a small subset of UML.
The reverse process, translating CSP speciﬁcations into UML graphical models
preserving the formal semantics, permits that the design of an application be driven
and constrained both by the modeling features available in UML, as its architectural
and behavioural style rules, and the properties imposed by the source CSP speci-
ﬁcation [9]. Although these UML models cannot be used to reason about complex
properties, the formal CSP speciﬁcations that give rise to these models carry the
desired properties.
This paper presents compositional rules to systematically map CSP speciﬁca-
tions into UML-RT models. Although formal proofs are suggested as future work,
the rules are intended to preserve semantics of the source model. UML-RT [18,8] is
a UML proﬁle that is suitable for modeling complex event-driven systems, such as
mobile phone applications. This proﬁle has all possible elements and diagrams from
the UML standard [10], in addition to some speciﬁc elements from ROOM [8,17],
which allow modeling complex dynamic structures and dynamic relationships be-
tween them. As a result, UML-RT allows representing the main behavioural and
structural concepts from CSP through its diagrams. Furthermore, the formal se-
mantics inherited from ROOM allows generating code, making it possible also to
animate and test CSP models through translation. The CSP notation under con-
sideration here is the one described in [15].
This translation makes it possible to bridge the gap between formal modeling
and system analysis. A major advantage is the possibility to associate the system
functionalities with structural elements, such as components and independent pro-
cesses, and to present their interactions through a visual model, with preservation of
the formal semantics. This abstract visual model can then be formally reﬁned using
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sound transformation laws for UML-RT [12]. The design becomes incrementally
more concrete, with the advantage of having a formal basis in its origin. How-
ever, not everything should be translated into graphical notation. Certain parts ﬁt
better as textual form, such as constraints representing invariants and pre or post
conditions, for instance.
This work is being developed in the context of a cooperation project between the
Federal University of Pernambuco and Motorola. Within this project, the generated
UML-RT models are used both to automate test cases generation [1] and as an
analysis model for mobile feature implementations.
The next two sections give a brief overview of CSP and UML-RT. A set of
transformation rules are presented in Section 4, where we also brieﬂy discuss tool
support and present an example to illustrate the translation strategy. Finally, Sec-
tion 5 draws conclusions and discusses related and future works.
2 CSP Overview
The process algebra CSP (Communicating Sequential Process) [15] is a formal lan-
guage primarily designed to model the behaviour of concurrent and distributed
systems. CSP has three main elements: events, processes and operators. Events
are abstractions of real world actions. For example, the event
turn.On.Button
can be used to model the real action of turning on the button of a radio. Besides
events, CSP provides channels that are used as a collection of events. The main
diﬀerence between events and channels in CSP resides in their declarations. The
declaration
channel a
introduces a single event, while
channel e : Int
introduces the channel e that can communicate any event that carry an integer data
value. In particular, the event e.2 is one of the elements provided by the declaration
of channel e. The occurrence of an event characterizes a communication, where
at least two participants are involved. In general, a participant is a process but
when there is no explicit process, the participant is the external environment that
interacts with the processes. Processes are behavioural description units, which can
be combined using operators and events to produce complex behaviours. CSP uses
a synchronous communication model which means that all participants must be
ready for the communication to occur. Here we use the term alphabet to denote
the set of events that appear in a process description (body). The entire alphabet
in a speciﬁcation is represented by Σ. The order and availability with which events
occur are determined by the CSP operators.
Here, we consider the following simpliﬁed CSP process grammar:
where P is a process name, a is an event of the process alphabet, C is a set of
events, and R is mapping relation with the form (a ← b), where a and b ∈ Σ. There
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P ::= STOP | SKIP | P | a → P | P \A |
P [R] | P ;P | P  P | PP | P ||
C
P
Fig. 1. Some CSP process deﬁnitions
are other constructions, but these are the most relevant for this paper.
The processes STOP and SKIP are unit processes: they alone determine a
useful behaviour. The process STOP models a broken situation (a deadlock),
whereas SKIP captures the notion of a successful termination.
The preﬁx process (a → P ) waits indeﬁnitely for event a be allowed by the
environment and when it occurs, the process behaves like P . The → operator
always takes a single event on the left-hand side and a process on the right-hand
side.
The hiding operator takes a set of events and a process as arguments, and makes
the events invisible in the process. These events continue happening inside the
process, but other processes and the environment cannot see them. The renaming
operator is useful to change the name of events (or to create copies of a process
with diﬀerent alphabets). In what follows, the process P executes the event a
continuously. The process Q, although deﬁned in terms of the process P , renames
all occurrences of a with c.
P = a → P
Q = P [a ← c]
The other CSP operators are used to combine processes. The deterministic
(or external) choice operator  allows the evolution of a process to be deﬁned as a
choice between two component processes. The non-deterministic (or internal) choice
operator  allows the evolution of a process to be deﬁned as a choice between two
component processes, but does not give the environment any control over which of
the component processes will be selected. The sequential composition (P ;Q) builds
a process that behaves like P until a successful termination occurs. In this case,
the process Q is allowed to occur.
Finally, processes can be combined to describe the architecture of systems
through parallel compositions. The parallel composition, denoted by ||
C
, is used
to put two processes in parallel, in which case they should synchronize in all com-
munication events in the set C. For instance, the process Q ||
{ch}
R describes the
parallel composition of processes Q and R, where they should execute all events
from channel ch simultaneously. Events outside C should be executed indepen-
dently on each process. In particular, when C is empty we have pure interleaving,
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that is, P ||
{}
Q ≡ P |||Q.
3 UML-RT Overview
UML-RT [18,8] is a conservative extension of UML. It contains speciﬁc conceptual
elements of ROOM (Real-Time Object-Oriented Modeling language) [8] that make it
possible to model architectures and dynamic relationships of real-time event-driven
systems. A capsule, for instance, is a stereotype of UML active class adjusted to the
ROOM actor concept. Capsules, like processes, are behavioural description units,
with specialized semantics to represent components or independent processes, and
can have multiple interfaces, named ports. Capsules communicate among them-
selves exclusively through messages, which should ﬂow between connected ports
of capsules. Ports have output signals for sending messages, and input signals for
receiving messages. In order for two ports to be connected, the ports must be com-
patible; that is, every output signal in a port must be an input signal in the other
port. An event represents the reception of a message by a capsule.
Ports realize protocols, which deﬁne the input and output signals. Protocols
can play two or more roles, in accordance with the ROOM standard. However, the
UML-RT speciﬁcation commonly uses binary protocols, involving just two roles.
Only one role, named Base role, needs to be speciﬁed. The other one, Conjugate
role, can be derived from the Base role simply by inverting the incoming and out-
going signal sets. In this way, ports are run-time entities that provide full two-way
interfaces to capsules. Furthermore, a protocol ﬁxes the data types and the order
of messages ﬂowing between connected ports. This order is useful to show the po-
tential interactions of a capsule instance with the external environment. In a sense,
a protocol captures the contractual obligations that exist between capsules [18].
UML-RT oﬀers capsule structure diagrams to represent the composite structure
of capsules (see Figure 2(a)). It shows both the ports, which are the communication
points of capsule, and implicit containment relationships between capsules and cap-
sule roles (contained capsules). Ports can be public or protected. Public ports are
located on the boundary of the structure diagram, and these ports may be visible
both from outside and inside the capsule. Protected ports are not visible from the
outside of a capsule since they are not part of the capsule interface. Only public
ports are shown on capsule roles. Furthermore, ports can be end or relay. Messages
sent to an end port can be processed directly by the capsule behaviour (represented
by a state diagram, described later). Relay ports are used to forward messages to
other ports, but these messages cannot be processed by the capsule behaviour. If
a relay port is not connected to another port, all messages arriving on that port
are lost. Outside the capsule there is no distinction between relay and end ports.
Figure 2(a) shows a structure diagram of a capsule P with capsule role Q, public
end port a, public relay port b, and protected end port c. The container capsule Q
has two public ports, d and e, but it is not possible to know whether these ports
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are relay or end.
Fig. 2. Structure and State machine diagrams
UML-RT oﬀers state machine diagrams to model the internal behaviour of a
capsule when messages arrive on its end ports. A state machine is a directed graph
of states that are connected by transitions. Except for the initial transition, which
is automatic, the other transitions in a state machine are triggered by the arrival
of messages on a capsule port. There is no ﬁnal state in capsule state machines,
because capsules are active classes that never terminate.
In general, a transition has the form p.e[g]/a, where e is an input signal, p
is the port through which the message arrives, g is a boolean expression (named
guard condition), and a is an action. If the event occurs on port p, and the guard
evaluates to True, then the action is executed, possibly changing the current state.
If a transition has the form p.e/a we consider that the guard is True. Here, for
notation compatibility with CSP, we use the notation p.e?x/a to denote a transition
that accepts the message x through signal e of the port p, and subsequently executes
the action a; and the notation p.e!F to denote the action of sending a message F
through the signal e of the port p.
Figure 2(b) shows the state machine diagram of the capsule P, named SP . The
black circle at the top left is the initial state S0, and its outgoing transition is
automatic; therefore, no incoming event is necessary for this transition, but such
transition can execute an action, if necessary. After the initial transition, the state
S1 becomes the current state. The outgoing transition from the current state ac-
cepts a message x through signal in of the port a, and executes the action that
communicates a new message through signal out of the port c. Following, the state
S2 becomes the current state.
The communication between capsules can be either synchronous or asyn-
chronous. Asynchronous operation calls are stored in an event-queue of the receiver,
and the sender remains free to execute its next actions. The receiver always checks
the ﬁrst element in its event-queue. If it is ready to execute a trigger involving this
ﬁrst call, it should perform the associated transition and continue its execution; oth-
erwise, it discards this call. On the other hand, synchronous operation calls involve
a rendezvous between the sender and the receiver: when the sender executes the
operation call, it is suspended until the receiver synchronizes with it (that means
executing a corresponding trigger). If the synchronization proceeds, a return value
is sent back to the sender, after which both the sender and the receiver resume their
own executions. Otherwise, an internal system controller sets free the sender, but
the message will be lost. The uses of synchronous and asynchronous messages are
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design decisions, and do not depend on port or protocol conﬁgurations.
Finally, it is possible to use capsule roles dynamically. Capsule roles are strongly
owned by the container capsule, and cannot exist independently of the container
capsule. By default, capsule roles are ﬁxed, meaning that they are created au-
tomatically when their containing capsule is created, and are destroyed when the
container is destroyed. However, some capsule roles in the structure cannot be cre-
ated at the same time as their containing capsule. Instead, they may be created
subsequently, when and if necessary, by the state machine of the container, and they
can be destroyed before the container is destroyed. These capsule roles are named
optional. In order to use an optional capsule role it is necessary to deﬁne a slot
capsule role (pointer) in the container structure diagram. This slot is not active,
and it should have the same set of public ports (that is, the same interface) as the
intended optional instance.
4 Transformation Rules
This section presents a systematic strategy for translating CSP speciﬁcations into
UML-RT models. We propose compositional rules that take certain CSP patterns
as input and output corresponding UML-RT elements. The exhaustive application
of these rules translates a speciﬁcation into a compound UML-RT model.
The mapping of data type declarations is not included here because we assume
that these are mapped into simple UML classes. We consider that each data type
represents a class of messages used by the system. Compound data types must
also be translated as a unique class, which accepts any possible value of each type
involved in the composition.
The approach presented here translates each CSP process equation into a UML-
RT capsule with the same name, taking advantage of the concepts of reuse and
modularity in the context of CSP processes. Each channel usage in the process
alphabet is mapped into a port with the same name in the capsule structure diagram,
and the events occurring in the process should determine the transitions in the
capsule state machine.
The translation strategy can be thought of as a term rewriting system that
exhaustively applies the rules to progressively replace CSP process equations with
UML-RT capsules and protocols. The ﬁrst set of rules is concerned with simplifying
process equations so that all equations have the simple form:
P = STOP | SKIP | NP | a → NP | NP uop args | NP1 bop NP2
where uop is a CSP unary operator (hiding or renaming), and bop is a CSP binary
operator (external choice, internal choice, sequential or parallel). In such a form,
the right-hand side of an equation can be STOP ; SKIP ; a process name (NP ); a
preﬁx process involving a single event and a process name; a unary process operator
with a process name and a set of elements as arguments; or, ﬁnally, a binary process
operator with two process names as arguments. The following is an example of a
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rule in this category:
Rule 1 Preﬁx Expression Simpliﬁcation
P = a → Exp =⇒
P = a → NP
NP = Exp
Consider that Exp is a CSP process expression, excluding the simple expression
formed of a process name. This rule replaces Exp with a name of a new process
(NP ) and introduces a new equation, as expected. 
In order to make the translation rules more readable, we consider in this paper
processes without arguments.
Actually, the translation of CSP processes involves capsules and protocols, be-
cause the communication events occurring among capsules should be transmitted
through ports, which realize protocols. The protocol signals should carry objects
that correspond to values of CSP events. A possible mapping would be to create
a protocol for each channel deﬁned in the speciﬁcation, or for each data type, in
which case the occurrence of a channel in a process implies in the creation of a port
that realizes the protocol of the channel data type. Instead, for simplicity, we use
a unique protocol to transmit all messages between capsules, as long as its signals
accept any type of object. This decision is merely structural, and does not aﬀect
the communication between capsules because CSP events can be represented by
synchronous messages in UML-RT, and the communication mode of these messages
is not inﬂuenced by the representation of protocols. In this way, our rules consider
only the construction of capsules, since the protocol is ﬁxed. Here, this protocol is
named CSPMessageProtocol.
Recall that, in UML-RT, capsules can have Base and Conjugate ports, for send-
ing and receiving messages concerning the signals orientation. However, the capsules
generated by this translation strategy have been simpliﬁed so that they contain only
Conjugate ports to represent the channels on processes, except in especial cases de-
scribed later. This decision was taken in order to simplify the UML-RT model,
but it does not change the semantics of the model, since it is possible to duplicate
signals or represent the CSP speciﬁcation without event orientation. In our trans-
lation strategy, the external environment, which is implicit in CSP speciﬁcations,
is made explicit in the generated UML-RT models. Furthermore, only the external
environment, which is connected to capsules through Base ports, can send messages
to capsules, using output signals deﬁned with a Base role.
Concerning the translation of CSP equations, when a process P behaves as
a process Q (like P = a → Q, for example), the corresponding capsule P must
behave like a capsule Q. As a ﬁrst intuition, the idea would be that capsule P
contains a capsule role Q, in which case P replicates ports of Q. In this way, P
would assimilate the alphabet of process Q, and forwards all messages involving the
capsule role Q and the external environment, thus encapsulating the behaviour of
process Q. Figure 3 shows the structure and state machine diagrams of capsule P
for this translation alternative. In this case consider that the transmitted messages
x are empty values, since the involved channels do not carry values. After capsule P
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receives the ﬁrst event a.in?x, it forwards all events arriving from the replicated port
c to capsule role Q. The behaviour of capsule P is delegated to capsule Q. However,
this alternative would not be compositional if there were mutual references between
the original processes (like P = a → Q and Q = c → P , for example), because
UML-RT does not allow mutual containments of capsules. Actually, not even self
recursions could be resolved by this strategy. Consider the process P = a → a → P ,
applying Rule 1, this equation is rewritten to
P = a → NP
NP = a → P
that also results on mutual references between the processes.
Fig. 3. An intuitive, but limited, approach
The absence of mutual containments on capsules is a limitation of UML-RT to
avoid inﬁnite recursion when instantiating capsules. This constraint also applies to
optional capsules.
As a solution, the translation strategy make every generated capsule does not
contain capsule roles that represent other processes. However, every capsule has a
speciﬁc base port to inform the external world about new (behavioural) conﬁgura-
tions that refer other capsules. This special port uses the protocol CSPBehavior-
Protocol, whose signal term carries the expression that represents the new intended
behaviour of the CSP process being translated. We name this special port of be-
havioural port. Each capsule has a unique behavioural port. In the implementation
of these rules we use a Java class to represent these expressions. For improving
readability we use the CSP expressions themselves as arguments to the signal term.
Furthermore, all generated capsules are used as optional capsule roles of a unique
capsule that controls the others. When this controller capsule, named SystemCon-
troller, receives a message through the behavioural port of a capsules role, it removes
the instance of this capsule role, and creates new instances of other capsule roles,
according to the intended behaviour. Optional capsule roles can be created and
used until a new conﬁguration becomes necessary, at which case they are removed,
and new optional capsules simulating the new behavioural structure are created. In
this way, the system can have several capsules executing simultaneously according
to diﬀerent conﬁgurations, such as parallel or sequential composition. Furthermore,
this approach improves the allocation of system resources, and makes it possible to
instantiate optional capsules with arguments.
The dynamic conﬁguration of capsules should be controlled by the capsule Sys-
temController, which encompasses the expanded equation of the system in each
stage. SystemController has a local variable that stores this expanded equation
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and is always updated when some internal capsule informs a new process term. All
actions of SystemController, such as forwarding an incoming message to a capsule
role, creating or removing capsule roles, must consider this variable. Although the
capsule SystemController centralizes the control ﬂow, its construction is also com-
positional. In each rule below we show how its structure and state machine are
progressively constructed to handle the overall control ﬂow.
The capsule SystemController replicates all public ports of its capsule roles, re-
gardless of these capsules being active or not. Behavioural ports are not replicated
by SystemController because they are internal control elements; the external envi-
ronment does not need to know about this internal replacement of capsule roles,
but just about the resultant behaviour of the system. The container capsule uses
private end ports, which are connected with the ports of the capsule roles, to make
it possible to receive and to send messages through ports of capsule roles according
to the semantics of the current conﬁguration of capsules.
Figure 4 shows the structure of capsule SystemController with optional capsule
roles P and Q. The end, protected e base port aP is used to forward incoming
messages through port a to capsule role P . The end, protected e base port cQ is
used to forward incoming messages through port c to capsule role Q. The textitend,
protected e conjugate ports bP and bQ are used to receive messages from behavioural
ports of capsule roles P and Q, respectively.
Fig. 4. Capsule SystemController with capsule roles P and Q
Finally, the capsule SystemController is connected directly to the external en-
vironment, simulating the interface of the entire system. It is similar to providing
the entire alphabet of the speciﬁcation.
We now present some rules for translating CSP processes into UML-RT capsules.
Consider that these processes are in the simpliﬁed form discussed previously, and
that the names of ports that realize CSPBehaviorProtocol are not in the system
alphabet. Furthermore, consider that the state SC is the current state in the state
machine of SystemController, and that the capsule roles in structure diagram of
SystemController are actually slots to optional capsule roles, that is, they are not
active.
The following rule deals with the process SKIP .
Rule 2 Skip Transformation
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P = SKIP =⇒
The capsule that behaves as SKIP just informs its new state (a successful termina-
tion) to the external environment. A new transition is created in the current state
of SystemController to manage this new behavioural conﬁguration. In this case,
the capsule role P is removed and the expanded equation is updated, just replacing
its reference to the process P with a reference to SKIP . In this situation, a new
capsule role is not created, since the process SKIP is a successful termination. 
Actually, a new transition should be created in SystemController for each possi-
ble simpliﬁed process equation, and not only for SKIP , since the container capsule
cannot previously know the future behaviour of its capsule roles. However, for
simplicity, we show only the transitions that will actually execute.
In the following rules, let NP be an arbitrary process name. The next rule deals
with non-guarded process names.
Rule 3 Named Process Transformation
P = NP =⇒
When a process behaves as a simple process (that has no CSP operator involved),
the generated capsule informs the new behaviour to the external environment. The
transition in SystemController that manages this situation removes the capsule role
P, creates a new capsule role NP , and updates the expanded equation. 
The following rule deals with the preﬁx operator.
Rule 4 Preﬁx Transformation
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P = a → NP =⇒
The occurrence of the channel a in the process P generates a port with the same
name in the structure diagram of capsule P. This port implements the protocol
CSPMessageProtocol, as mentioned previously. The CSP event results in an outgo-
ing transition in the current state. In this case, the state S1 is the current state of
the capsule P, since the initial transition from S0 to S1 is automatic. SystemCon-
troller replicates each public port of capsule P, excepting the behavioural port, and
creates transitions to manage the events arriving from these replicated ports. When
SystemController receives an event through its port a, it veriﬁes the availability of
the capsule role P, according with the expanded equation. The method isAble ver-
iﬁes the semantic of the expanded equation, and returns the availability of capsule
P to receive messages on its port a. If the capsule P is allowed to synchronize
on a, the message data is forwarded to P through port aP . When the capsule P
receives the event through its port a, it informs its new behaviour through it be-
havioural port b, and its internal state changes. As well as the Rule 3, a transition
in SystemController manages the new behaviour of P . 
The following rule deals with the hiding operator.
Rule 5 Hiding Transformation
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P = NP \A =⇒
The capsule generated through this rule sends a process name and a set of event
names (represented by the set A) to inform this new behaviour. The transition in
SystemController that manages this situation removes the capsule role P, creates a
new capsule role NP , and updates the expanded equation. The expression NP \ A
on the expanded equation is used to decide if an event should be forwarded to
instances of capsule role NP . In this case, the set A will be considered to hide
events on capsule role NP . 
The following rule deals with alphabetized parallel composition.
Rule 6 Parallel Transformation
P = NP1 ||
A
NP2 =⇒
When a process behaves as a parallel composition, the generated capsule should
send a process name for each of the two process arguments, and a set of event
names (described on set A) to represent the synchronization alphabet. In this
way, we expect to represent other variations of parallelism, such as interleaving,
which uses an empty set as alphabet. The transition in SystemController removes
the capsule role P, creates new capsule roles for each process name in the parallel
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composition, and updates the expanded equation. The expression NP1 ||
A
NP2, on
the expanded equation, is used to decide if an event should be forwarded to one
or both instances of capsule roles NP1 and NP2. In this case the synchronization
alphabet, represented by A, will be considered to decide a total parallelism or a
interleaving between the capsule roles. 
Now, we show a progressive simulation of the capsule SystemController with the
follow example. Consider the capsules roles in structure diagrams representing the
active capsules in that moment (the inactive capsule roles are omitted). Further-
more, we show only transitions executing during that moment in the state machine
diagrams. Consider SC the current state of the capsule.
P = Q ||
{}
R
Q = a → SKIP
R = SKIP
In Figure 5(a), SystemController has a unique active capsule role, P ; therefore,
the expanded equation equals the process P . The container capsule has a port a
since it is in system alphabet. Suddenly, SystemController receives a new process
term through port bP , in which case it removes the instance of capsule P and creates
new instances of capsules Q and R. The expanded equation is updated from Q ||
{}
R.
After that, in Figure 5(b), SystemController is prepared to evaluate the active
capsule roles Q and R. When the capsule role R informs a new (behavioural)
structure, SystemController removes it and updates the expanded equation. In
this case, only the occurrence of the process R (the right-hand side of the actual
equation) is replaced with the new term (SKIP). In this situation, a new capsule
is not created, since the process SKIP is a successful termination.
Finally, in Figure 5(c), SystemController receives an incoming event from the
external environment. The method isAble veriﬁes the conditions for the active
capsule roles to receive the incoming messages. In this case, the capsule role Q is
allowed to receive the message, but it depends on the current conﬁguration of the
SystemController, which can have more instances of capsule Q or other capsules
that have a port a.
The generation of UML-RT models from CSP speciﬁcations was automated by a
tool that systematizes the application of the transformation rules. The tool, named
FormalDev, reads CSP speciﬁcations, starts the Rational Rose Real Time [13]
and, using the extensibility mechanism of this application, outputs the UML-RT
models applying the rules in a compositional way. Figure 6 shows the graphic
user interface of FormalDev. Figure 7 shows the generated UML-RT model for
the example considered on the bellow example, in the Rational Rose Real Time
application. The left-hand side of the application shows the capsules and protocols
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Fig. 5. An example of use of capsule SystemController
generated through application of the transformation rules. The right-hand side
shows the class diagram of the model.
Fig. 6. Tool interface
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Fig. 7. Generated model in the Rational Rose Real Time
5 Conclusion
We have proposed rules to map CSP processes into UML-RT capsules. This trans-
lation beneﬁts from similarities between processes and capsules; both have be-
havioural views and can be deﬁned in a compositional way. On the other hand,
while CSP has a rich set of operators to combine processes, UML-RT has no op-
erator to build capsules from existing ones. So we had to encode the semantics of
each CSP operator during the translation. Although formal proofs are suggested as
future work, the rules are intended to preserve the semantics of the source model.
For simplicity, we have presented a small subset of the rules, and we consider
processes without arguments. The complete repertoire of rules can be found in [3],
and also more considerations about the semantics of CSP events, specially which
involve multiple synchronizations and events with parameters.
The exhaustive application of these rules translates a speciﬁcation into a com-
pound UML-RT model. The translation strategy is systematic, and was automated
by an application that takes CSP speciﬁcations and outputs models to the Ratio-
nal Rose Real Time tool [13]. The graphical user interface of this application is
presented in Figure 6. From the generated model, it is possible to generate code,
making it possible to animate as well as test CSP models through translation.
However, the translation strategy generates an excessive number of capsules.
And this aﬀects understandability and suitability of the generated UML-RT model
as a starting point for subsequent development. We plan to use refactorings on cap-
sules [12], considering real-time modeling concepts and also preserving the properties
of the original speciﬁcation, to make the UML-RT model incrementally more con-
crete, with the advantage of having a formal basis in its origin. These refactorings
can also reinforce the similarities between UML-RT capsules and CSP processes.
For example, a sequence of preﬁxes in a same process, which originates several
capsules, can be reduced to a single capsule.
This strategy oﬀers a possible approach to bridge the gap between formal mod-
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eling and system analysis. Other initiatives [4,12] propose the inverse process: give
a formal semantics to UML through translations into speciﬁcations in formal nota-
tions. However, these initiatives address only a small subset of UML. As alternative
approaches, there are programming languages oﬀering support by implementing
concurrent systems speciﬁed in CSP, such as CTJ [6] and JCSP [20]. But the size
of real concurrent systems can make their implementation problematic and with
communication patterns usually very complex. Moreover, the visualization of the
system structure is usually as diﬃcult as the CSP speciﬁcation. Our approach has
the advantage of the diagrammatic representation in addition to the code genera-
tion, as discussed previously.
Furthermore, these rules can be adapted to UML 2 [11], with possible improve-
ments on diagrams. Despite of the fact that UML 2 uses several concepts from
UML-RT, its elements and diagrams are still ambiguous and unclear [14,2], hence
we have chosen to work with UML-RT. Actually, all relevant concepts to represent
CSP speciﬁcations in this strategy relates to UML-RT, which has more consoli-
dated tool support, and whose capsule and protocol concepts are clearer and more
intuitive than that of UML 2.
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